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ABSTRACT 
In this dissertation various converter topologies are proposed and evaluated in 
view of the state of art solutions to optimize power density and converter efficiency for 
several applications including photovoltaic solar energy harvesting, energy storage, wind 
power generation, and medium voltage adjustable speed drives.  
The first part of the dissertation, presents a comparison between mitigation 
techniques for double line frequency ripples in single phase micro-inverters based on 
Wide Band Gap devices. A topology based on an auxiliary DC-AC stage is adopted 
based on optimizing both power density and efficiency to achieve the pressing needs for 
the next generation of micro-inverters as announced by Google‟s Little Box Challenge. 
An accurate yet simple control algorithm is proposed that provides a ripple-free DC 
current. Experimental results demonstrate the effectiveness of the presented topology 
and control algorithm to achieve high power density (55.8 W/in
3
) micro-inverter rated at 
2kW. 
In the second part of the dissertation a new class of multilevel converters, namely 
Interconnected Modular Multilevel Converter (IMMC), is introduced and studied in 
detail. The IMMC provides a new framework for DC-DC and DC-AC conversion 
exploiting Wide Band Gap devices in a modular structure, achieving high power density 
in high voltage applications. The performance of the proposed IMMC is evaluated 
through theoretical analysis and experiments.   
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 INTRODUCTION *1
Researchers in power electronics field are constantly striving towards developing 
higher power density and higher efficiency converters. This work focuses on developing 
high power density converter topologies/control techniques for low voltage single phase 
applications as well as high voltage multilevel converters. 
1.1 High Density in Single Phase Converters 
Inverters are the essential devices converting direct current from Photovoltaic 
solar panels or batteries to alternating current suitable for use in homes, cars or for utility 
interface. The problem with conventional inverters is there big size (about the size of a 
cooler). That is why, in 2014, Google has announced its “Google Little Box Challenge” 
offering a US $1 million prize to whoever design a power inverter that is about 10 times 
smaller than what is available today [1]. Google‟s vision is that building smaller and 
lighter inverters would allow a wide range of applications like more solar-powered 
homes especially for remote locations, uninterruptible power supplies UPS with battery 
energy storage supporting safer, more reliable and efficient data centers, or used for 
more efficient electric vehicles. 
Achieving high power density for single phase inverter imposes a challenge 
when it is constrained by stringent limits on allowable double line frequency (120Hz) 
*
 Reprinted with permission from: 
“Wide-band gap devices in PV systems - opportunities and challenges” by C. Sintamarean, et al.,
2014. International Power Electronics Conference (IPEC-Hiroshima 2014 - ECCE ASIA), pp. 
1912-1919. Copyright 2014 by IEEE. 
"A Survey of Wide Bandgap Power Semiconductor Devices" by J. Mill, et al., 2014, IEEE
Transactions on Power Electronics, vol. 29, pp. 2155-2163. Copyright 2014 by IEEE 
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ripples on input DC link voltage. These ripples have negative effects on the MPPT 
efficiency [2, 3] for Photovoltaic solar energy harvesting and reduced battery life in 
energy storage applications [4, 5]. 
Conventionally, large electrolytic DC link capacitors are installed to avoid severe 
voltage fluctuations due to design simplicity and cost effectiveness. However, these 
electrolytic capacitors have high losses due to their significant equivalent series 
resistance ESR. They also suffer from short life time compared to film capacitors. 
Additionally, full reliance on electrolytic capacitors to attenuate voltage ripple at double 
the line frequency requires excessively high capacitance which makes them bulky. 
Consequently, replacing DC-link electrolytic capacitors with an active power 
decoupling APD circuit has been a hot research topic [6-13].  Adding a DC-DC or DC-
AC stage with a capacitive storage element that cycles the AC ripple component 
addresses the aforementioned issues.  
1.1.1 Wide Band Gap Devices and Power Density 
One of the most straightforward methods to achieve high the power density is to 
increase the switching frequency inside the inverter to allow smaller inductive and 
capacitive filter requirements. Still this increase in switching frequency should coincide 
with high converter efficiency, otherwise thermal management of such converter will be 
prohibitive. Fortunately, the continuous improvement in the power semiconductor 
devices technology specially with the uprise of wide band gap WBG devices like Silicon 
Carbide SiC and Gallium Nitride GaN, enables high switching frequency combined with 
 3 
 
lower losses and high reliability [14], hence penetrating various industrial markets as in 
Figure ‎1-1 [15]. 
Figure ‎1-2 and Table ‎1-1 present the superior physical characteristics for SiC and 
GaN materials over Silicon Si in terms of band gap energy, electron mobility, 
breakdown electric field and drift velocity, placing GaN on the forefront of switching 
speeds and lower specific drain-source ON resistance RDS(ON) [16]. Consequently, WBG 
semiconductor devices facilitate implementing such active power decoupling methods 
without sacrificing inverter efficiency. 
 
 
 
 
Figure ‎1-1. The integration on the market of SiC/GaN-based applications  
(© 2014 IEEE [15]– Adapted with permission from the IEEE) 
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Table ‎1-1 Material Properties for Si, SiC and GaN 
Property Si SiC GaN 
Band gap (eV) 1.1 3.2 3.4 
Electron Mobility (cm
2
/Vs) 1350 700 1500 
Electric Field for Breakdown (10
6
 V/cm) 0.3 3.0 3.3 
Saturated Electron Drift Velocity (10
7
 cm/s) 1.0 2.0 2.5 
 
 
 
Figure ‎1-2. Summary of Si, SiC, and GaN relevant material properties  
(© 2014 IEEE [16]– Adapted with permission from the IEEE) 
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1.2 High Power Density in High Voltage Applications 
Multilevel converters are the key enabling power conversion technology for high 
voltage and high power applications. They have experienced a fast growing attention 
over the last few years [17-21]. Multilevel converters can process higher voltage 
magnitudes using semiconductor switching devices of smaller ratings. Their advantages 
include improved output voltage and current waveforms, i.e. power quality, and 
enhanced electromagnetic compatibility. More importantly they operate at low switching 
frequencies allowing lower losses, while minimizing the required filtering components. 
Therefore they can combine high power density with high efficiency. 
 The most common multilevel topologies are (a) Diode Clamped Multilevel 
Converter DCMC which came from the neutral-point clamped  inverter invented in 1979 
1981 by Nabae et al. [22], (b) Capacitor Clamped Multilevel Converter CCMC (flying 
capacitors) [23], (c) Cascaded Multilevel Converter that requires isolated DC supplies 
[24] and (d) the uprising Modular Multilevel Converters (MMCs)  [25]. 
1.2.1 Review on Existing DC-DC and DC-AC Multilevel Converters 
Following is a brief review on some of the most common Multilevel Converter 
topologies, that can be used for DC-AC, DC-DC, or both, highlighting some of their 
main strengths and weaknesses. 
1.2.1.1 Diode Clamped Multilevel Converter DCMC 
In Diode Clamped Multilevel Converter, Figure ‎1-3, the total number of 
semiconductor switches required, whether being active like IGBTs and MOSFTES or 
6 
passive like Diodes, increases quadratically with the number of levels [17-20]. 
Additionally the complexity of the control required to balance the DC link capacitor 
voltages, increases significantly with number of levels. Therefore, Diode Clamped 
Multilevel Converter, is only practical for low number of levels. That is the why the 
adoption of Diode Clamped Multilevel Converter in HVDC applications was limited to 
only three levels, while connecting a large number of IGBTs in series to withstand the 
high voltage bus. 
a) DC-AC (3Phase – 5 level)
Figure ‎1-3. Diode Clamped Multilevel Converter 
Vdc/2
Vdc/4
-Vdc/4
-Vdc/2
Va Vb Vc
VDC
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b) DC-AC (5 level)
Figure ‎1-3. Continued 
1.2.1.2 Capacitor Clamped Multilevel Converter CCMC 
In Capacitor Clamped Multilevel Converter, Figure ‎1-4, the total number of 
semiconductor switches required is minimal [17-20]. However, the number of clamping 
capacitors increases quadratically with the number of levels. These clamping capacitors 
are connected in series to withstand the growing voltage; hence voltage sharing across 
them becomes problematic. Furthermore, voltage balancing of theses clamping 
capacitors is a challenging control objective especially with high number of levels. For 
these reasons Capacitor Clamped Multilevel Converter, are not feasible in high voltage 
applications. 
Vdc/2
Vout
Vdc/4
-Vdc/4
-Vdc/2
LO
A
D
VDC
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a) DC-AC (3Phase – 5 level)
b) DC-AC (5 level)
Figure ‎1-4. Capacitor Clamped Multilevel Converter 
VcVa Vb
VDC
Vout
LO
A
D
Vdc/4
VDC
Vdc/4
Vdc/4
Vdc/4
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1.2.1.3 Modular Multilevel Converters MMC 
The foremost advantage of the Modular Multilevel Converter is true Modularity 
that enables its implementation at high voltage by increasing the number of levels as 
needed. Second it can be operated at low switching frequencies, thus achieving high 
efficiency. On the other hand, it has two major drawbacks, the first is the large 
capacitance required to minimize the voltage ripple on each submodule. These voltage 
ripples occur at the fundamental frequency of the output voltage and current (50 or 60 
Hz) for the submodule based on half bridge, Figure ‎1-5(a), or double the fundamental 
frequency for the submodule based on half bridge, Figure ‎1-5(b). The amplitude of these 
voltage ripples is inverse proportional to the fundamental frequency of the output 
voltage and current, hence, capacitor size becomes extremely large if the target 
fundamental frequency becomes low. Consequently, MMC are not favorable in 
applications like adjustable speed drives where low frequency is needed because of the 
capacitance size prohibitive requirement. Obviously, the same limitation holds for DC-
DC conversion, which can be overcome by using two MMC conversion stages with a 
high frequency isolation transformer as in [26], Figure ‎1-6, gaining isolation advantage 
at the expense of extra losses and larger structure. Another high step-up/down ratio 
isolated MMC DC-DC converter topology based on resonant operation  is introduced in 
[27] for battery energy storage systems in microgrids. 
In [28], a technique to control MMC to achieve DC-DC conversion without the 
use of transformers is proposed. It has bidirectional conversion ability and provides a 
10 
large step-up ratio. However, the MMC converter in [28] exhibits relatively high losses 
because of the high ac current due to the resonant operation in the submodules. 
The second drawback of MMC is the complexity of the control algorithm 
responsible for balancing the capacitor voltages of all the submodules while minimizing 
the circulating current between the phases, especially with large number of levels, i.e. 
submodules. 
b) Sub-module using
Half-bridge 
c) Sub-module using H-
bridge 
a) MMC topology
Figure ‎1-5. Modular Multilevel Converter (MMC) DC-AC (3 phase 5 level) 
SM
SM
SM
SM
SM
SM
SM
SM
Vc
SM
SM
SM
SM
SM
SM
SM
SM
Va
SM
SM
SM
SM
SM
SM
SM
SM
Vb
SM
SM
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Figure ‎1-6. MMC-based DC transformer for high-voltage high-power applications. 
1.2.1.4 Multilevel Modular Capacitor Clamped DC-DC Converter 
A Multilevel Modular DC-DC inductor-free structure topology, based on 
combining capacitor-clamped and switched capacitor concepts, is proposed in [29-31], 
Figure ‎1-7. This converter has flexible conversion ratio which is suitable for power 
management of fuel cell or automotive applications. However, its switched capacitor 
operation makes it applicable for low power only. Additionally, capacitor voltages are 
High Frequency
 Transformer
VDC - 2VDC - 1
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not equal, thus it does not have full Modularity/scalability and not suitable for high 
voltage. 
 
 
 
Figure ‎1-7. A Multilevel Modular Capacitor Clamped DC-DC Converter 
 
 
 
1.3 Research Objective 
The goal of this thesis is to overcome a set of roadblocks towards reaching power 
converters characterized by high efficiency and high power density; whether it be for 
single phase applications like Photovoltaic solar energy harvesting and uninterruptible 
power supplies UPS, or Multilevel converters essential for high voltage applications like 
DC-DC conversion in wind farms collection grids, or DC-AC conversion in medium 
voltage adjustable speed motor drives.  
The first main objective of this research is to propose an active decoupling 
topology and control method in order to replace the bulky inefficient unreliable 
electrolytic capacitors conventionally used in single phase inverters/converters to 
minimize double line frequency ripples. Another related objective is to provide a 
comprehensive comparison with other active power decoupling methods in terms of 
semiconductor devices used, sizing of the decoupling capacitor and filter inductor, and 
SR1
C
SB1
SR2
SB2
V1a
RHV VHV
C
SR3
SB3
SR4
V2a
C
SB4
SR5
SB5
V3a
C
SR6
SB6
SR7
V4a
C
SB8
SR8
SB8
V5a
RLVVLV
Module 1 Module 2 Module 3 Module 4 Module 5
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overall volume and losses. The comparison is projected on Wide Band Gap 
semiconductor devices available in market like SiC and GaN FETs. To validate the 
proposed topology and control method a 2kW single phase inverter prototype with a 
power density of 58W/inch
3
 is presented.
The second objective is to introduce a new class of multilevel converters named 
Interconnected Modular Multilevel Converter (IMMC), befitting high voltage, high 
power applications with a blend of modularity, scalability, control simplicity, high 
efficiency and high power density. This IMMC is presented with two versions of 
submodules, which are theoretically analyzed and compared in terms of power density 
and dynamic behavior. A soft switching approach for the favored submodule version is 
then proposed and experimentally implemented demonstrating a combination of high 
power density with high efficiency. An experimental prototype of DC-DC IMMC with 
voltage scale ratio of 5:1 is built signifying the fast dynamic behavior in bidirectional 
power flow. 
The third objective is to extend the operation of the proposed IMMC into DC-AC 
conversion. The proposed DC-AC IMMC diminishes the required bulky capacitors 
associated with the conventional MMC hence allowing unprecedented levels of power 
density in high voltage power converters. Modulation methods are presented and then 
experimentally verified showing smooth output voltages and currents without the 
installing additional output filters.  The DC-AC IMMC prototype undergoes various 
testing scenarios of sudden changes in voltage, frequency and loading conditions. 
 14 
 
1.4 Organization of the Thesis 
The content of this dissertation are organized in five sections in the following 
manner. Section 1 introduces the need for high efficiency and high power density in 
single phase power converters and how Wide Band Gap semiconductor devices are one 
of the forefront players to fulfill this need. Then, multilevel converters are presented as a 
primary solution for high power density in high voltage high power applications. Some 
of the most important multilevel converter topologies are briefly reviewed. Finally, 
research objectives are presented.  
Section 2 focuses on high power density for single phase converters exploiting 
Wide Band Gap Devices. First, traditional active and passive power decoupling methods 
to minimize/cancel DC current ripples are evaluated and then compared with the 
proposed alternative topology. The comparison entails semiconductor devices used, 
required size of decoupling capacitor for the different methods, required size by the 
magnetic components and overall size and losses. The control strategy for the proposed 
decoupling method is also presented. Moreover, the experimental results for 2kW single 
phase inverter with 58W/inch
3
 prototype are presented. 
Section 3 introduces a new multilevel converter concept named Interconnected 
Modular Multilevel Converter (IMMC), where it is applied in DC-DC conversion mode. 
Two submodule topologies are evaluated showing significant advantage of the later in 
terms of power density and fast dynamics. Additionally a soft switching algorithm for 
the selected submodule topology is proposed to combine high power density with high 
15 
efficiency. Finally, experimental validation of the proposed IMMC with a scaled down 
prototype is presented, showing bidirectional power flow capability. 
Section 4 discusses the employing the proposed Interconnected Modular 
Multilevel Converter (IMMC) in DC-AC conversion mode. Modulation methods are 
then presented to control output voltage waveform arbitrarily. Additionally, the proposed 
topology is mathematically analyzed and modeled. Afterwards a comparison between 
Multilevel converter topologies is carried out highlighting the feasibility of the proposed 
IMMC in high voltage applications, thanks to combining low component count with 
high power density. Another experimental DC-AC IMMC prototype is presented 
illustrating its performance for arbitrary voltage waveforms and frequencies, and 
dynamic response under active and reactive loads. 
16 
 HIGH POWER DENSITY SINGLE PHASE INVERTERS USING ACTIVE 2
POWER DECOUPLING AND WIDE BAND GAP DEVICES 
*
2.1 Introduction 
This section presents a comparison between mitigation techniques for double line 
frequency ripples in single phase micro-inverters based on Wide Band Gap FETS. A 
topology based on an auxiliary DC-AC stage is adopted based on optimizing both power 
density and efficiency to achieve the pressing needs for the next generation of micro-
inverters as announced by Google‟s Little Box Challenge. An accurate yet simple 
control algorithm is proposed that provides a ripple-free DC current. Experimental 
results demonstrate the effectiveness of the presented topology and control algorithm to 
achieve high power density micro-inverter rated at 2kW. 
2.2 Comparison Between WBG Devices Available in Market 
Initially GaN based MOSFETs were commercially available for low voltage 
ratings (100-200V) like EPC-2010 (see Table ‎2-1), which restricts their use in low 
voltage applications or dictates utilizing them in multilevel topologies with intricate 
design and control complexity. Consequently, GaN FETS are not yet reported to be 
*
 Reprinted with permission from: 
“High power density single phase inverter using GaN FETS and active power decoupling for
Google Little Box Challenge” by A. S. Morsy, M Bayern and P Enjeti, 2015. IEEE 3rd Workshop 
on Wide Bandgap Power Devices and Applications (WiPDA), pp. 323-327. Copyright 2015 by 
IEEE. 
"Comparison of Active Power Decoupling Methods for High Power Density Single Phase
Inverters Using Wide band Gap FETS for Google Little Box Challenge," by A. Morsy and P. 
Enjeti, 2016, IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 4, pp. 
790-798. Copyright 2016 by IEEE 
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utilized in multilevel topologies, to the best of the authors‟ knowledge. On the other 
hand, 600V GaN MOSFET from Transphorm was already available in market since 
2012, but in standard packages that do not fully exploit the speed of GaN due to their 
relatively high inductance, in addition to their non-zero reverse recovery charge which is 
accomplished by other GaN MOSFET manufacturers. In 2014, 650V GaN FETS from 
GaN Systems reached the market in specially designed surface mount package 
minimizing inductance and facilitating thermal conductivity, hence placing them as the 
best candidates for higher voltage applications when cost is not the primary factor. GaN 
FETs present the best figure of merit (FOM = RDS(ON) x QGD), thus they achieve lowest 
conduction and switching losses, compared to traditional silicon transistors and other 
WBG devices like SiC, Table ‎2-1.  Therefore, GaN FETS are the most favorable 
solution in order to achieve high power density for low voltage (110~240V) single phase 
inverters. This will tip the scale towards using 650V GaN FETS and will direct the 
selection of APD topology. 
The third generation 900 V SiC-MOSFET C3M0065090J from Wolfspeed is a 
outstanding step after the second generation C2M0280120D and it is comparable to, if 
not better than, 600V GaN-HEMT TPH3205WS from Transphorm, especially because 
of C3M0065090J higher voltage rating. However, for the needed voltage operating 
range, the 650V eGaN-FET GS66508P from GaN Systems demonstrates the lowest 
FOM. 
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Table ‎2-1. Comparison between WBG Devices Available in Market  
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Datasheet [32] [33] [34] [35] [36] [37] 
VDS 650V 900V 1200V 200V 600V 650V 
ID 
Continuous 
(25°C) 
29 A 35 A 10 A 12 A 36 A 30 A 
Package 
TO220A
B 
7L 
D2PA
K 
TO-
247-3 
Bare die 
3.5x1.6 
(mm) 
TO-247 
GaNPX™ 
10x8.63 
mm 
RDS(ON) 
(TJ =25°C) 
120 mΩ 65 mΩ 280 mΩ 18 mΩ 52 mΩ 52 mΩ 
Input 
Capacitance 
CISS 
1200pF 660 pF 259 pF 480pF 2150pF 260pF 
Output 
Capacitance 
COSS 
90pF 60 pF 23 pF 270pF 119pF 65pF 
Reverse 
Recovery 
Charge QRR 
53nC 131 nC 70nC 0 136 nC 0 nC 
Total Gate 
Charge 
QG(TOT) 
61nC 30 nC 20.4nC 5nC 27nC 6.5 nC 
Gate Charge 
QGD 
21nC 12nC 7.6nC 1.7nC 6nC 1.8nC 
Thermal 
Resistance 
RΘJC 
0.7 °C/W 
1.1 
°C/W 
1.8 
°C/W 
2.4 
°C/W 
1 °C/W 0.5 °C/W 
Figure of 
Merit FOM  
(QGD×RDS(ON)) 
2520           780          2128          30.6           312          93.6 
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2.3  Passive and Active Power Decoupling Methods 
2.3.1 Passive Decoupling 
For 20% ripple voltage on the input VDC , the decoupling  DC capacitor is 
1.3mF at 500VDC. Its size is 12 inch3  (200cm3) using electrolytic capacitors, 1/3 of the 
total inverter volume (40 inch3 ) required by Google. Using active decoupling can 
reduce the volume by half. 
 
 
 
Figure ‎2-1. Single phase inverter with passive decoupling for double line frequency 
ripple compensation 
 
 
2.3.2 Traditional Active Decoupling Methods in Literature 
Active decoupling methods take several forms and they can be categorized into 
two main families; DC-DC converters [9, 11], or DC-AC converters [6, 8, 11-13]  to 
name a few: 
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2.3.2.1  DC-DC buck converter (Figure ‎2-2(a))  
The power ripple is trapped in low voltage decoupling capacitor [11]. The low 
voltage side capacitor is controlled to charge and discharge so that the second order 
ripple is cancelled. However, DC voltage offset is essential to facilitate closed loop 
control and tracking of high-order harmonics in such under-damped system [11]. 
Therefore, the capacitor voltage does not fully discharge every cycle, which means that 
the capacitor is not fully utilized. 
It is shown in subsection 2.5 that the filter inductor used in DC-DC buck 
converter case does not provide the smallest volume; hence it is not the optimal solution 
for power density. 
2.3.2.2  DC-DC Boost converter (Figure ‎2-2 (b)) 
The power ripple is cycled through high voltage decoupling capacitor [9]. The 
decoupling capacitor here carries a significant DC voltage in addition to the AC ripple 
component. This results in storing more energy than that is required to be cycled for 
power ripple which should increase the size of decoupling capacitor due to this large 
voltage offset. However, in practice, the physical size can be smaller than other 
alternatives due to the high energy density of high voltage capacitors compared to their 
lower voltage counterparts. 
This, also, imposes higher voltage rating of the FETs comprising the decoupling 
stage which prohibits the use of GaN FETS that are characterized by the lowest 
conduction and switching losses even when compared to SiC based MOSFETs.  
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It is also reflected as additional size and losses of the inductor filter used because 
the switching frequency is reduced due to the use of SiC instead of GaN.  
2.3.2.3  DC-AC inverter full H-Bridge (Figure ‎2-2 (c))  
Adding a DC-AC inverter full H-Bridge with small filter and a decoupling AC 
Capacitor and controlling the reactive power on this port to match the power ripple on 
the main load [7]. 
The advantage here is that the decoupling capacitor only carries AC voltage to 
cycle the power ripple so the stored energy is minimal and is optimally matching the 
required power ripple.  
The higher effective switching frequency of the full bridge allows minimizing the 
filter size in addition to the minimal energy storage requirement of decoupling capacitor. 
 
 
 
   
a) DC-DC buck 
converter  [11] 
b) DC-DC Boost 
converter [9] 
c) DC-AC full bridge 
[7] 
Figure ‎2-2. Active decoupling methods in literature 
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The disadvantage is that this active decoupling method requires full bridge 
instead of two switches (in DC-DC cases 1,2), which means increased cost, complexity, 
and losses. 
2.4 Proposed Active Decoupling Approach 
This work [12, 13], proposes a simple and efficient approach to address the 
120Hz ripple based on adopting a GaN-based three-phase inverter topology, as shown in 
Figure ‎2-3 similar to [8]. The main AC load is connected between lines a, b and 
decoupling capacitor is connected between lines b, c. The proposed approach combines 
the advantages of cases 1, 2 and 3: 
 The decoupling capacitor is carrying AC voltage only, i.e. storing energy to cycle the 
power ripple only. Thus its size is minimal. 
 Only two switches are used for the decoupling stage. These switches have the same 
voltage and current ratings as the switches used for the main DC-AC inverter, hence 
high efficiency GaN FETS can be utilized enabling faster switching with lower 
losses and higher density.  
 By properly choosing the current (phase and amplitude) in the third leg (decoupling 
stage), the current in the three phases will be close to balanced case and this will 
evenly distribute the power dissipation on the switches as shown in subsection 2.7. 
 The size of the filter inductor used for decoupling stage is also of minimal size 
thanks to the higher effective switching frequency seen be the filter inductor and low 
voltage stress, similar to DC-AC full bridge case. 
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Figure ‎2-3. Proposed active power decoupling for Google Little Box Challenge 
GaN-Based Single Phase Inverter with Active Decoupling Stage  
for double line frequency Ripple Compensation 
 
 
2.5  Comparison of Active Power Decoupling Methods 
2.5.1 Semiconductor Devices 
In this subsection detailed design steps are presented for the selected APD 
methods. The system specifications are based on Google Little Box Challenge [1], i.e. 
450V DC Supply Voltage with supply series resistance of 10Ω and single phase load 
rated at 240V and 2kVA. Table ‎2-2 starts with the operating voltage range of the 
decoupling capacitor and the best semiconductor power MOSFET candidate that can 
combine high efficiency with fast switching, hence allowing high power density. 650V 
GaN MOSFET GS66508P can be used for all topologies except for the DC-DC boost 
case whose operating voltage reaches 800V, thus needs a high voltage device like the 
1200V SiC C2M0280120D to allow for safer operation and accommodate for voltage 
overshoot that occurs during switching.  Since GaN FETS have lower switching 
losses compared to SiC MOSFETs [38], they should be operated at different switching 
.
.
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Pab
Vdc
Ptotal
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frequencies so as to have comparable switching losses and fair sizing and loss 
comparison between all the topologies under study. As shown below, the selected GaN 
and SiC devices would experience similar switching losses when operated at 100kHz 
and 30kHz respectively.  
Unlike GaN FETs, SiC MOSFETs have non-zero reverse recovery losses, thus 
the switching losses for SiC MOSFET (C2M0280120D) used in the DC-DC boost 
converter case can be calculated as             (        
         )    
(              (
  
   
)      )             . 
The switching losses for GaN (GS66508P) used in the rest of the active 
decoupling topologies at 100 kHz can be calculated as                     
      
                       . The power losses in gate drives in both devices 
are much lower and can be neglected here. 
The peak decoupling current (excluding ripples) can be computed from equations 
(‎2-1) and (‎2-2) for DC-DC and DC-AC decoupling methods [9]. The boost converter 
APD minimizes the decoupling current and is advantageous in terms of semiconductor 
conduction losses over other APD methods. It is noted that the decoupling current is 
directly proportional to the power ripple in the DC-DC cases, but proportional to the 
square root of power ripple in the DC-AC cases, which allows lower conduction losses 
  (‎2-3) at light loads in the DC-DC APD cases. 
The selected devices are chosen such that their actual peak current is about 1/3 of 
their nominal current rating at room temperature. Therefore 10 A SiC MOSFET 
(C2M0280120D) is selected for DC-DC  Boost converter whose actual operating peak 
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current is around 3A while 30 A GaN FET (GS66508P) is selected for an actual peak 
current of about 8 to 10A in the other decoupling cases as in Table ‎2-2.  
  
Table ‎2-2. Comparison of APD Methods -  Semiconductor Devices 
Active Decoupling 
Topology 
DC-DC 
Buck converter  
[11] 
DC-DC 
 Boost converter 
[9]  
DC-AC full 
bridge 
 [7] 
Proposed 
Active Power 
Decoupling 
[12, 13] 
Operating Voltage range 150V – 350V 
480V – 800V 
GaN is not an 
option 
0V – 350V 
Selected Semiconductor 
device for decoupling 
phase 
650V GaN 
GS66508P 
1200V SiC 
C2M0280120D 
650V GaN 
GS66508P 
650V GaN 
GS66508P 
Switching frequency 
(kHz) 
100 30 100 100 
RDS(ON) (mΩ) (@TJ 
=25°C) 
52  280  52  52  
Number of devices  2 2 4 2 
Peak decoupling current 
(A) 
     
 
     
 
 
 
 
(         ) 
 
(‎2-1) 
    √  √    
 
(‎2-2) 
    @ 100% load 8 3.125 10.27 
    @ 25% load 2 0.78125 5.13 
Semiconductor 
Condcution losses (mW) 
   
 
 
|
       
     (  )
          
 
  (‎2-3) 
@ 100% load 1664 1370 5480 2740 
@ 25% load 104 85 1370 684 
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2.5.2 Decoupling Capacitor 
As discussed in subsections II and III, energy storage requirements in the 
decoupling capacitor of DC-DC APD cases are higher than in the DC-AC ones, 
primarily due to the DC offset voltage in the DC-DC converters specially the boost case 
where the offset is larger. However, the required physical size of the decoupling 
capacitor, as shown in the selected capacitors in Table ‎2-3, is smallest in case of DC-DC 
boost converter APD thanks to higher energy densities for high voltage capacitors 
compared to their lower voltage counterparts. This was the motivation in [9] to favor the 
boost converter APD over other methods to achieve high power density. However, the 
study in [9] lacked a comprehensive comparison that also take into account the size 
requirement for the filter inductor and how it affects the overall power density of the 
converter which is aimed in this work.  
  
 Table ‎2-3. Comparison of APD Methods - Decoupling Capacitor 
Active Decoupling 
Topology 
DC-DC 
Buck converter 
[9] 
DC-DC 
 Boost converter 
[11] 
DC-AC full 
bridge 
 [9] 
Proposed 
Active Power 
Decoupling 
[12, 13] 
Operating Voltage range 150V – 350V 480V – 800V 0V – 350V 
Required Capacitance 
(μF) 
106 25.9 70 
Capacitor stored Energy 
 
 
 
       
  (J) 
6.49 9.6 4.2875 
Actual capacitor selected 
B32778G4107K 
450V, 100μF 
B32776E8306K 
800V, 30μF 
B32778G4756K 
450V, 75μF 
Dimensions (mm) 57.5×35×50 42×30×45 57.5× 30.0× 45.0 
Volume occupied by C cm
3
 100.625 56.7 77.6 
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2.5.3 Inductor Filter Design and Losses 
Table ‎2-4 demonstrates the design and sizing of the filter inductor in the four 
topologies under study for the same allowable percentage in ripple current. The 
inductance required for filtering in the DC-AC cases is the absolute lowest thanks to 
higher effective switching frequency and the low voltage stress seen by the inductors. 
On the other hand, the DC-DC boost converter suffers from the highest inductance 
which is directly reflected on the energy storage requirements in the filter inductor, 
hence, primarily defining its size. The same core material (Molypermalloy MPP with 
relative permeability of μr=60) is selected for all four topologies to provide a good venue 
of minimizing filter size and losses while ensuring fair comparison between them. The 
volume occupied by the filter inductor in DC-DC boost converter and buck converter 
APD topologies are 2.5 and 1.66 times larger than the filter inductor size in DC-AC 
APD cases as demonstrated in Table ‎2-4. This highlights the significance of the inductor 
filter size in addition to that of the decoupling capacitor in order to truly evaluate power 
densities of these alternative APD solutions.  
The same current density is used in the selection of wire sizes for all inductor 
designs for a fair comparison. Coil winding resistance is then calculated based on the 
number of turns, core dimensions and wire size. Accordingly copper losses are estimated 
at 100% and 25% loading conditions. The winding copper loss for the boost converter 
and buck converter APD cases are 2.5 and 1.4 times higher compared to copper loss in 
DC-AC APD cases at full load. However, at 25% loading, winding copper loss in DC-
DC APD cases becomes lower than that in DC-AC APD cases.  
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Although the semiconductor conduction losses were the lowest in DC-DC Boost 
converter case (Table ‎2-2), their winding copper losses are the highest among other 
decoupling options (Table ‎2-4), hence, the overall losses for DC-DC Boost converter 
case are similar to the proposed DC-AC decoupling case leaving the Boost case less 
competitive in terms of volume (Table ‎2-5). 
Comparison between APD topologies in terms of core power losses is also 
demonstrated in Table ‎2-4. The flux density maximum ripple ΔBmax is calculated for all 
topologies (‎2-4), then the expected core power loss is estimated for each case (‎2-5) using 
Steinmetz Equation parameters of MPP (μr=60) as in [39].   
2.5.4 Overall Volume and Losses 
Table ‎2-5 summarizes the total volume occupied by passive components of the 
four APD topologies under study in addition to the variable losses due winding copper 
loss and semiconductor conduction loss. The proposed APD topology achieves the 
smallest overall size of passives while using two GaN FETS. The overall size of DC-DC 
Boost and Buck converters APD methods are 23% and 40% larger. In terms of losses, 
DC-AC full bridge APD has the highest losses due to the increased number of 
semiconductor switches used, while the Buck converter APD case has the lowest losses. 
On the other hand, the Boost converter APD and the proposed topology have almost 
identical losses at full load. Therefore the proposed topology achieves the highest power 
density without sacrificing efficiency compared to other APD alternatives, thus further 
details on its control are discussed in the next subsection. 
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Table ‎2-4. Comparison of APD Methods -  Inductor Filter Design and Losses 
Active Decoupling 
Topology 
DC-DC 
Buck converter 
[11] 
DC-DC 
 Boost converter  
[9] 
DC-AC full 
bridge 
[7] 
Proposed 
Active Power 
Decoupling 
[12, 13] 
Required inductance L 
Where,             
       
    
      
 
Medium 
703.125μH 
        
    
      
 
Largest 
10.67mH 
       
  
    
      
 
Smallest 
273.86μH 
   
    
      
 
Smallest 
273.86μH 
Inductor stored Energy 
 
 
     (mJ) 
22.5 52.1 14.44 
Selected MPP Core (μ=60)  
(2 stacked) 
MPP 55083 MPP 55716 MPP 55076 
Dimensions  
D× (2×H) mm 
40.77 × (2×15.4) 51.69 × (2×14.4) 36.71 × (2×11.4) 
Total Volume occupied by 
L (cm
3
) 
51.2 76.95 30.73 
Core cross-section Ae mm
2
 107 125 67.8 
Core volume (cm
3
) 10.6 15.9 6.09 
AL (nH/Turn
2
) 
81 @0AT 
60 @600AT 
73 @0AT 
40 @1100AT 
56 @0AT 
43 @513AT 
Number of turns 75 350 50 
Actual Inductance L (μH) 675 9800 215 
AWG (For 500A/cm
2
) 15 19 14 
Coil Resistance (mΩ) 42.6 494 18.47 
Winding Copper loss (mW)     
(@ 100% load) 1363 2412 974 
(@ 25% load) 85.18 150.75 243 
Flux Density ripple  ΔBmax 
(mT) 
   
   
  
   
(‎2-4) 
67 70 65 
Core power loss at ΔBmax 
(mW) 
              
     
    
           ( )  (‎2-5) 
1245.85 530.8 672.7 
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Since the overall calculated losses for all the topologies under study are 
comparable at full load, they have similar cooling requirements of the same added size. 
Therefore, for the sake of comparison between APD alternatives, the size of passive 
components becomes the deterministic factor, in spite of the fact that the size of the 
cooling system and auxiliary circuits contributes to the inverter size and affects the 
overall power density. 
 
Table ‎2-5. Comparison of APD methods -  Overall Volume and Losses 
Active Decoupling 
Topology 
DC-DC 
Buck converter 
[11] 
DC-DC 
 Boost converter  
[9] 
DC-AC full 
bridge 
[7] 
Proposed Active 
Power 
Decoupling 
[12, 13] 
Total volume occupied 
by passives L + CDecoupling 
(cm
3
) 
151.825 133.65 108.33 
Winding + Cond. loss 
(mW) 
    
@ 100% load 3027 3782 6454 3714 
@ 25% load 189.18 235.75 1613 927 
 
  
2.6  Control Strategy for Double-Line Frequency Harmonic Compensation  
The function of the proposed active decoupling control is to match the power 
ripple of the load (across lines a, b) to the reactive power of the decoupling capacitor 
(across lines b, c). In this subsection, the voltage and current relationships that govern 
this power ripple compensation is derived. First, voltage, current and power on the load 
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connected to lines a,b are defined in (‎2-6), (‎2-7) and (‎2-8) taking the load voltage     as 
the  reference phase angle. 
              (    ) (‎2-6) 
            (     ) (‎2-7) 
   ( )  
              
 
  (         (      ) ) (‎2-8) 
Similarly, voltage, current and power on the active compensation ripple port 
(decoupling capacitor) connected to lines c,b are defined as. 
              (     ) (‎2-9) 
            (     ) (‎2-10) 
   ( )  
              
 
(   (     )     (         ) ) (‎2-11) 
In case of low switching frequency converters (as in [7]), the inductor impedance 
is significant and it affects the power ripple balance. However, operating at high 
switching frequency using WBG devices allows for very small inductor filter, thus its 
impedance (   ) becomes negligible (less than 0.5%) compared to the impedance of 
decoupling capacitor      ⁄ . Therefore, the relationship between     and     can be 
approximated as in (‎2-12) and (‎2-13) without the need to increase the complexity of 
control method.  
However,  
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 (‎2-12) 
                            (‎2-13) 
In order to achieve ripple cancellation, the total power should be constant, i.e. 
   ( )     ( )        
Thus the controller should adjust the voltage     to achieve  
              
 
    (         )   
               
 
   (      ) (‎2-14) 
 Using (‎2-15), we get 
        √
              
             
 
(‎2-15) 
   
  
 
 
 
 
    
where                 
(‎2-16) 
The current    is passed through two filters as shown in Figure ‎2-4 to generate 
the two orthogonal current components          and          . These filters smoothen sudden 
variations in load current while blocking unwanted harmonics and any possible DC drift 
from the signal conditioning and measurements. The bandwidth of these two filters 
defines the control dynamics and is set to give a response time of about two fundamental 
cycles.  
The phase angle of current    is estimated sample by sample from these two 
filtered (90° apart) current components using       (
      
      
)  . The estimated phase angle 
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of current    is then subtracted from the load voltage reference angle    and adjusted 
between ±180° to calculate the power factor angle    from which angle    is calculated 
as in equation (‎2-16) then the line voltage    is found. 
This power decoupling control is characterized by simplicity and requires one 
current sensor only but its accuracy depends on precise knowledge of the decoupling 
capacitance used. 
Using the line voltages (   , 0 ,    ) the zero sequence voltage is calculated 
based on carrier based equivalency to Space vector modulation [40]. This zero sequence 
voltage is then subtracted from the three line-line voltages to generate the modulating 
signals used by PWM generation block. 
 
 
 
Figure ‎2-4. Block diagram for the proposed active decoupling control 
 
 
 
Following the relationships derived in (‎2-15) and (‎2-16), the line voltage across 
the decoupling capacitor can be controlled to cancel the power ripple on the DC side of 
the inverter. A block diagram of the proposed control is shown in Figure ‎2-4. 
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2.7 Selection of Decoupling Capacitor  
The proposed topology is favored among other approaches since it allows the 
smallest size of passive components while keeping low voltage and current stress on the 
FETs of the decoupling stage. Therefore, it is important to select a decoupling capacitor 
that serves this good balance.  Figure ‎2-5 shows voltage and current vector projections 
for the three phases with active power decoupling under rated loading (240V, 60Hz, 
2kVA), while the load power factor is varied from 0.7 lag to 0.7 lead. It should be 
noticed that line voltages and currents demonstrate a decent level of balance with respect 
to their amplitudes and phase angles. This balance enables even distribution of 
conduction and switching losses across all three phases of inverter as well as losses 
associated with the inductor filters used. This balance also allows good utilization of DC 
link voltage without entering over-modulation region.  
The selection process of the decoupling capacitor is based on optimizing the 
tradeoff between minimizing the conduction losses (by reducing current amplitude in 
decoupling phases) and reducing the required voltage on the decoupling phase to assure 
operation in the linear modulation region of the inverter based on available DC link 
voltage). This tradeoff is demonstrated in Figure ‎2-5 with three different values for the 
decoupling capacitor (70μF, 95μF, 120μF). Using low capacitance (as in 70μF case) for 
Cdecoupling  allows low current amplitudes in phases „b‟ and „c‟ but this may incur over-
modulation if the DC voltage supply is not high enough. On the other hand at higher 
values of Cdecoupling higher current are experienced but with lower DC supply voltage 
requirement. Based on the system rating under study at 95μF, balance is achieved 
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between voltages and current amplitudes across the three phases. In this particular 
example, the available DC link voltage is high enough (400-450V), so that lower 
decoupling capacitance (i.e. 80μF TDK B32778G4756K 450V as shown in Table ‎2-6) 
can still be used, while avoiding over modulation over the required power factor range of 
operation. 
 
 
 
a) C decoupling  = 70μF 
Higher voltage/ lower 
current on  the decoupling 
phase 
 
b) C decoupling  = 95μF 
Good balance between 
voltage and current on the 
decoupling phase 
 
c) C decoupling  = 120μF 
Lower voltage/ higher 
current on  the decoupling 
phase 
Figure ‎2-5. Real/Imaginary vector projection of 3 phase voltages and currents 
 at rated loading (240V, 2kVA) while load power factor is varying between (0.7 lag 
to 0.7 lead). The dashed circles represent the rated load voltage and current limits. 
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2.8 Experimental Results 
The inverter is designed and built according to the specifications set by Google 
Little Box Challenge [1]. Some of the key system parameters are summarized in 
Table ‎2-6.  Figure ‎2-6 demonstrates the inverter, highlighting the GaN-based inverter, 
the passive filter components and the decoupling capacitor. The decoupling capacitor is 
only 4.74 inch
3
  and the overall inverter size is 35.8 inch
3
 , resulting in a power density 
of 55.8W/ inch
3
. The size of the cooling system and auxiliary circuits definitely 
contribute to the inverter size and affects the power density. The heat sink used in the 
proposed design is (60mm × 25mm × 24mm). The board area of the six GaN FETs and 
their gate drives is less than (60mm × 25mm) with minimal height (~3mm).  
 
 
 
Figure ‎2-6. Inverter board based on the proposed APD method using GaN FETS 
Very high switching 
frequency GaN based 6-
switch DC-AC Inverter 
Output filter L-C & 
power balance 
components 
Power Density for a 
DC-AC Inverter  
> 50W/In3 
Decoupling  
Cap. 
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The steady state performance of the proposed active decoupling is shown in 
Figure ‎2-7 under 2kVA and 0.7 leading power factor, where it is clear that the DC 
current is ripple free and is exceeding the requirements set in [1]. The transient response 
is also shown in Figure ‎2-8 with an active load step change of (1kW to 2kW and back). 
Additionally, Figure ‎2-9 shows a reactive load step change (0 to 1kVAr and back) while 
feeding a constant active power of 1kW. 
 
Table ‎2-6. System Parameters for Single Phase Inverter Experiment 
Parameter Value 
DC Supply Voltage 450V 
Supply series resistance 10Ω 
Load voltage 240V 
Load power 2kVA 
GaN FETS GS66508P-E03 650V, 30A 
Decoupling capacitor 
TDK B32778G4756K 450V, 80μF 
57.5 x 30.0 x 45.0 (mm) = 77.6 cm
3
 
Inverter Side filter inductor  
234μH (MPP 55076 x 2 cores) (μ=60) 
OD x HT = 36.71 × (2×11.4) mm 
Inverter dimensions (inch) 5.3 x  5.2 x 1.3  
Power density at 2 kW load 55.8 W/in
3
. 
Efficiency  98% 
 
 38 
 
 
Figure ‎2-7. Steady state performance showing ripple free input DC current 
Ch. (1, 2) 200V/division, Ch. (3) 8A/division, Ch. (4) 2A/division. Time scale 
4msec/division 
 
 
 
Figure ‎2-8. Transient response with active-load steps with the proposed active 
decoupling approach 
Ch. (1, 2) 500V/division, Ch. (3) 20A/division, Ch. (4) 4A/division. Time scale 
40msec/division 
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Figure ‎2-9. Transient response with reactive-load step with the proposed active 
decoupling approach 
Ch. (1, 2) 500V/division, Ch. (3) 20A/division, Ch. (4) 4A/division. Time scale 
40msec/division 
 
 
  
2.9 Summary  
This section has presented a comprehensive comparison between active power 
decoupling methods in view of power density and efficiency factors. The comparison 
was projected on wide band gap SiC and GaN FETS available in market. An active 
power decoupling topology is proposed, which achieves cancellation of the double line 
frequency ripples with minimal size of filter inductors and decoupling capacitors and 
active semiconductor components. The proposed topology better aligns with power 
density and efficiency constraints. A control method for active decoupling based on the 
selected topology has been proposed. Inverter design data and experimental results 
during active and reactive load transients validate the proposed topology and control. 
Irrespective of the nature of load transient, the controller demonstrated its capability of 
accurate and fast cancellation of DC current ripples. 
 40 
 
 HIGH POWER DENSITY DC-DC INTERCONNECTED MODULAR 3
MULTILEVEL CONVERTER (IMMC) TOPOLOGY 
*
 
3.1 Introduction  
Over the past few years, significant research efforts were directed towards 
developing modular multilevel DC-DC converters to address the increased adoption of 
DC power systems. As a result, some new configurations [21, 28-31, 41-45] of modular 
multilevel DC-DC converters have been proposed.   
Some of these configurations like [29-31] have limited scalability and are not 
suitable for high power applications as mentioned in Section 1. Others, like [26, 27], are 
isolated DC-DC topologies which is beyond the scope of this work. On the other hand, 
[28] proposes a non-isolated DC-DC MMC, however, it exhibits relatively high losses 
because of the high ac current due to the resonant operation in the submodules. 
In [41-43], a bidirectional Triangular Modular Multilevel DC-DC Converter 
(TMMC) based on half-bridge submodule is proposed as shown in Figure ‎3-1. The 
major limitation on [41-43] is the inherently low power density because of the 
significant dependence on filter inductors, as demonstrated later in this section. 
An improved scheme of TMMC is hereby introduced and published in [44], 
Figure ‎3-2. The proposed scheme exploits coupled inductor structure with H-bridge that 
inherently minimizes the size requirement of magnetics as well as capacitive filters, thus 
                                                 
*
 Part of the data reported in this section is reprinted with permission from “A new high power density 
modular multilevel DC-DC converter with localized voltage balancing control for arbitrary number of 
levels” by A. S. Morsy, Y. Zhou and P. Enjeti, 2016. IEEE Applied Power Electronics Conference and 
Exposition (APEC), pp. 2567-2572. Copyright 2016 by IEEE. 
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achieving high power density. Still, significant ripple reduction of inductor currents and 
capacitor voltages is attained. Moreover, [44] adopts a simplified localized voltage 
balancing control, which reduces overall system complexity and increases cost-
effectiveness.  
This work also introduces a zero voltage switching ZVS scheme for the proposed 
DC-DC IMMC, expanding the capabilities of [44]. The proposed ZVS scheme 
demonstrate high utilization of the semiconductor switches due to low rms current, thus, 
it substantially minimizes the switching and conduction losses. Additionally, the 
proposed ZVS scheme has low core losses due to low magnetic stresses on the coupled 
inductor.  
3.2 Proposed Topology 
The topology of the proposed DC-DC Interconnected Modular Multilevel 
Converter (IMMC) is shown in Figure ‎3-2. Its basic concept of operation is to equally 
balance the voltages across the capacitors constituting the high voltage DC-link. 
Therefore every submodule is responsible for equalizing the voltage of the two 
capacitors to which it is connected. Hence all the modules are operated very close to 
50% duty cycle with 180° phase shift between the two phase legs of a given submodule, 
making the choice of coupled inductor more feasible due to size reduction [44]. 
The configuration in Figure ‎3-1 and Figure ‎3-2 can be generalized to any number 
of levels, also the load can be tapped at any voltage level, and multiple loads/sources can 
be interfaced at different points. The submodules are stacked in parallel to accommodate 
the gradually increasing current from high voltage level to lower level. 
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a) Overall Converter structure (Voltage ratio 5:1) 
 
 
 
b) Sub-modules with Half-bridge and a single inductor 
 
Figure ‎3-1. Triangular Modular Multilevel DC-DC Converter (TMMC) based on 
half-bridge submodules [41-43] 
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a) Overall Converter structure (Voltage ratio 5:1) 
 
 
b) Sub-modules with H-bridge and mutually coupled inductors [44] 
 
Figure ‎3-2. Proposed DC-DC IMMC based on H-bridge Sub-modules with 
mutually coupled inductors [44] 
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3.3 Modeling 
As shown in the previous subsection, TMMC and the proposed DC-DC IMMC 
can be realized using different forms for the submodules used. Detailed converter 
modeling based on each of the two submodule concepts is presented in this subsection. 
3.3.1  Modeling of Sub-Module Using Half Bridge with Single Inductor 
Referring to Figure ‎3-1, the capacitor voltage differential equations can be 
written as: 
     
            
     
      (    )               
      (    )           
… 
     
      (      )  (   )  
    
 
 
(‎3-1) 
Similarly, inductor current differential equations  
      
        (    )           
      
        (    )          
… and so on 
 (   )   (   )
   (   )  (   )  (   (   ))      (   )  (   ) 
(‎3-2) 
Rewriting (‎3-1) and (‎3-2), we get showing the overall converter model in state 
space form (‎3-3). 
The size of the inductance in each submodule is determined according to the 
allowable current ripple. However increasing this inductance, reduces the power density 
and limit the dynamic behavior for the overall converter in (‎3-3).
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3.3.2 Modeling of Sub-Module Using H-Bridge with Mutually Coupled Inductors 
Referring to Figure ‎3-2, the differential equations of the mutually coupled 
inductors can be written as: 
    
      
                      (‎3-4) 
    
      
                      (‎3-5) 
Adding and subtracting (‎3-4) and (‎3-5), result in  
(   ) (  
    
 )  (     )     ( 
 
   
 
 )       (     ) (‎3-6) 
(   ) (  
    
 )  (     )     ( 
 
   
 
 )       (     ) (‎3-7) 
During normal operation,        are very close to 50% and 180
°
 phase shifted, 
thus        . 
  
  
         
  
 
 
  
   (‎3-8) 
Here the total submodule current is governed by the leakage inductance of the 
mutually coupled coil, hence this leads to very fast dynamics for the submodules and the 
overall converter as well. 
    
(     )(         )
     
 
 
     
    (‎3-9) 
Here the allowable current difference (small   ) between the mutually coupled 
coils is governed by the self-inductance of the mutually coupled coil; hence very small 
magnetic core can be utilized. This leads to outstanding power density for the 
submodules and the overall converter as well. 
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3.4 Comparison 
In this subsection the two converter structures in Figure ‎3-1 and Figure ‎3-2 are 
compared to a base case which is the conventional two level buck converter with series 
switches stacked to withstand the high voltage as in Figure ‎3-3. 
 
 
 
Figure ‎3-3. Buck converter  
(Switching devices are stacked in series to withstand high voltage) 
 
 
The comparison in Table ‎3-1 lists the needed number of modules, semiconductor 
switches, inductors and capacitors. It also includes the switch voltage and current ratings 
(Peak and average). Despite that the proposed IMMC and TMMC have large number of 
device and component counts, it should be highlighted that the total VA rating of the of 
all semiconductor switches is the same as the traditional buck converter case. 
The required inductance for each case is also computed for a given current ripple 
ratio (ki). Then the total inductive energy stored is compared. From the total inductive 
Energy stored ratio, it is noticed that the TMMC has by far the largest value indicating 
Lδ
RLC
Vs
1-δ
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poor power density. On the other side, the proposed IMMC has the lowest index, thus 
recognized as the highest power density solution under study. 
Filter capacitors in the proposed IMMC using H-bridge Submodule can also be 
smaller than TMMC case because they are subject to only very small current ripples 
thanks to the interleaved operation of the mutually coupled coils, accordingly they are 
sized to provide enough Energy buffering to set the dynamic performance of the overall 
converter. 
The advantages of the proposed IMMC include: 
1) High power density 
2) Fast converter dynamics  
3) Modularity and Scalability  
4) Low Electromagnetic Interference EMI, because the switching actions occur at lower 
voltages and high frequency voltages and currents are filtered within each 
submodule.  
5) High utilization of semiconductor switches (low peak to average current ratio) 
6) Series connection of capacitors is no longer required, hence, voltage sharing is 
achieved without resistors (i.e. lower losses) 
7) No series connection of semiconductor switches, i.e. easier gating control and lower 
switching losses. 
8) The proposed IMMC accepts bidirectional power flow and enables the interface of 
multiple DC lines at different voltage levels to one common DC bus [41, 44]. 
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Table ‎3-1. Comparison between Proposed Multilevel DC-DC Converter and Buck 
Converter 
 
Buck converter 
Figure ‎3-3 
TMMC 
Half-bridge 
Submodule  with 
single 
inductorFigure ‎3-1, 
[41-43] 
Proposed DC-DC 
IMMC using H-
bridge Submodule 
with mutually 
coupled inductors 
Figure ‎3-2, [44] 
Number  of 
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The major Disadvantage of the IMMC is the higher number of switches and 
component count which limits scalability to high number of levels, however, the total 
VA rating of all semiconductor switches is the same as in conventional buck converter 
case. 
3.5 Switching and Control Method 
In this subsection experimental verification of the hard switching and the 
proposed soft switching is discussed for the Sub-module based on H-bridge with 
mutually coupled inductors shown in Figure ‎3-4. The main components of the prototype 
are listed in Table ‎3-2.  
 
 
 
Figure ‎3-4. Experimental prototype of sub-module based on H-bridge with 
mutually coupled inductors 
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Table ‎3-2. Main Sub-module Components Used in Experiments Figure ‎3-4 
Component Value Dimension Description 
Coupled 
Inductors 
Self inductance = 8 mH 
Leakage inductance =50μH 
1.45" × 1.35" × 
0.8" 
Triad Magnetics 
CMT-8112 
DC Capacitor 25uF 1.65" × 1.1" 
EPCOS (TDK) 
B32676E3256K 
H-bridge 250V, 4.6A 1.14" × 0.67" 
International Rectifier 
IRSM505-084 
 
 
3.5.1 Hard Switching  
As discussed in the topology and modeling subsections all the submodules are 
operated with a duty cycle very close to 50% and the two phase les are 180
°
 phase 
shifted, so that minimum ripples occur on the output current according to (‎3-8) and also 
allows for very small current difference between the two coils due to the high self-
inductance of the mutually coupled coils (‎3-9).  
It is noticed in Figure ‎3 5(a), which at 50% duty cycle, the current ripples is 
small but not minimal due to the inserted dead time in the hardware causing all the 
submodule switches to be turned off, thus the currents of both coils fall down rapidly 
due to the very low leakage inductance. However when this inserted dead time is 
compensated by slightly increasing the duty cycle as in Figure ‎3 5(a), the current ripple 
in both coils is diminished. 
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(a) Duty is 50%.  
Current ripples occur due to inserted deadtime (400nSec) 
 
 
(b) Duty is 51.8% 
Current ripples are minimized after compensating for deadtime (+1.8%) 
 
Figure ‎3-5. Pulse pattern and current waveforms for the hard switching for sub-
module based on H-bridge with mutually coupled inductors. 
 
Channel 1: Input Voltage (VC1+ VC2), Channel 2: Output Voltage (VC2),  
Channel 3, 4: Individual Currents in mutually coupled coils (iL1 and  iL2) 
Channel M: Current difference in mutually coupled coils (iL1− iL2) 
The digital channels D(0-3) represent the gating signals for the DSP control board. 
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Table ‎3-3 summarizes voltage, current and power readings for submodule 
Figure ‎3-4 under hard switching operation, showing max efficiency of 95.89%. The 
following subsection shows how the proposed soft switching attains higher efficiency. 
 
Table ‎3-3. Experimental Results for Hard Switching 
Rload 
Ω 
V source 
(V) 
I source 
(A) 
P source 
(W) 
I load 
(A) 
V load  
(V) 
P load  
(W) 
Efficiency % 
40 99.16 0.5874 58.24 1.159 47.88 55.49 95.27 
20 99.25 1.145 113.64 2.287 47.65 108.98 95.89 
10 99.33 2.24 222.5 4.503 47.09 212.04 95.3 
 
 
 
3.5.2 Soft Switching 
The aim of this subsection is to demonstrate a ZVS soft switching scheme based 
on a submodule consisting of H-bridge with coupled inductors as shown in Figure ‎3-2. 
One of the best approaches to maximize the submodule efficiency is to minimize 
the switching loss by implementing soft switching techniques like Zero Voltage 
Switching (ZVS) or Zero Current Switching (ZCS) techniques to reduce the overlap of 
current and voltage waveforms at switching transitions. However, this reduction in 
switching loss should not be at the expense of increased conduction losses to the extent 
that overall losses are increased. Conduction loss can generally be reduced by using 
better semiconductor devices with low effective resistance and by selecting 
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topologies/techniques to increase device utilization, i.e. requiring low (average and/or 
RMS) currents to convert a given amount of power. 
Advantages of the proposed soft switching scheme are: 
 Soft switching (ZVS)    low switching loss, high frequency and small magnetics 
 Low-rms / high-average current   High switch utilization 
 Low magnetic core stress    Low core losses 
From (‎3-8), it is easily noticed that during balance the total current (     ) is 
only limited by the leakage inductance (   ) which is typically very small and 
controlled by (     ) or their complements ( 
 
   
 
 ), hence the total current can be 
changed in a very fast manner by simultaneous switching of both top switches        or 
both bottom switches       
 
 . From (‎3-9), it is also noticed that the current difference 
(     ), is limited by a large inductance (   ) and controlled by (     ) or their 
complements (     
 
 ), thus this current difference can be easily kept below the 
saturation limits of the coupled inductors by keeping        approximately out of phase 
except for short bursts of time to allow the proposed ZVS operation. 
Figure ‎3-6 demonstrates how the current in the coupled inductor is shaped using 
the gating signals        to achieve negative current for brief period before turning ON 
the top switches, hence achieving ZVS in all cases as demonstrated in Figure ‎3-7 and 
Figure ‎3-8. 
The trapezoidal shape of the current in Figure ‎3-6 maintains low rms current, 
hence reduces the conduction losses. The fast changes of the total (common mode) 
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current is not seen by the magnetic field strength over the core material thus core losses 
are kept low due to the small current difference (     ). 
Table ‎3-4 summarizes voltage, current and power readings under the proposed 
soft switching operation, showing max efficiency of 98.35% significantly higher 
compared to 95.89% in the hard switching case Table ‎3-3. 
  
 
Figure ‎3-6. Pulse pattern and current waveforms for the proposed soft switching 
for sub-module based on H-bridge with mutually coupled inductors 
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a) Sa switches from 
1 to 0, while Sb 
is kept 0 
b) Both Sa and Sb 
switch from 0 to 
1 simultaneously 
c) Sa is kept 1, 
while Sb switches from 0 to 1 
Figure ‎3-7. Current and voltage waveforms of top and bottom switches for the two phases 
a, b during Zero Voltage Switching at three different instants. 
 
 
Table ‎3-4. Experimental Results for the Proposed Soft Switching 
Rload 
Ω 
V source 
(V) 
I source 
(A) 
P source 
(W) 
I load 
(A) 
V load  
(V) 
P load  
(W) 
Efficiency % 
40 99.25 0.5928 58.84 1.185 48.83 57.86 98.35 
20 99.19 1.171 116.15 2.34 48.33 113.09 97.37 
10 98.64 2.366 233.38 4.643 48.08 223.24 95.65 
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Figure ‎3-8. Soft switching steps highlighting current flow 
 
 
 60 
 
3.5.2.1 Steady state experimental waveforms for the proposed soft switching  
 
 
a) Coil current waveform showing very close values for average and rms  
(1.998A and 2.1A respectively) 
 
 
b) Currents in both coils are closely matched during steady state 
 
Figure ‎3-9. Pulse pattern and current waveforms for the the proposed soft 
switching for sub-module based on H-bridge with mutually coupled inductors. 
Channel 1: Input Voltage (VC1+ VC2),  Channel 2: Output Voltage (VC2),  
Channel 3, 4: Individual Currents in mutually coupled coils (iL1 and  iL2) 
Channel M: Current difference in mutually coupled coils (iL1− iL2) 
The digital channels D(0-3) represent the gating signals for the DSP control board. 
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3.5.2.2 Dynamic response experimental results for the proposed soft switching  
 
 
a) Dynamic Response during Load Pulse (2.34A  4.643A) 
 
 
b) Dynamic Response during Load Pulse (rising edge) (2.34A  4.643A)  
 
Figure ‎3-10. Dynamic response for the the proposed soft switching for sub-module 
based on H-bridge with mutually coupled inductors. 
Channel 1: Input Voltage (VC1+ VC2), Channel 2: Output Voltage (VC2),  
Channel 3, 4: Individual Currents in mutually coupled coils (iL1 and  iL2) 
Channel M: Current difference in mutually coupled coils (iL1− iL2) 
The digital channels D(0-3) represent the gating signals for the DSP control board. 
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c) Dynamic Response during Load Pulse (falling edge) (2.34A  4.643A) 
 
 
d) Dynamic response during startup (20μsec response time, 60μsec response time) 
 
Figure ‎3-10 Continued  
Channel 1: Input Voltage (VC1+ VC2), Channel 2: Output Voltage (VC2),  
Channel 3, 4: Individual Currents in mutually coupled coils (iL1 and  iL2) 
Channel M: Current difference in mutually coupled coils (iL1− iL2) 
The digital channels D(0-3) represent the gating signals for the DSP control board. 
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3.6 Converter Dynamic Performance  
 
 
Figure ‎3-11. Hardware prototype for proposed DC-DC IMMC  
(5-levels without paralleling modules) using Sub-module based on H-bridge with 
mutually coupled inductors 
 
 
 
3.6.1  Step Down (Buck) Mode  
Figure ‎3-12 demonstrates the fast dynamic behavior (200μsec settling time) of 
the proposed converter when operating as a buck converter with a step down ratio of 1/5 
(250V to 50V nominally).  
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(a) Load step change (2A  4A) 
 
 
(b) Load step change (4A  2A) 
 
Figure ‎3-12. Buck mode (250V to 50V) step change in load (2A to 4A) 
Channel 1: Load Voltage (low side),  Channel 2: Supply Voltage (high side), 
Channel 3: Supply Current,   Channel 4: Load Current. 
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3.6.2 Step Up (Boost) Mode 
As previously highlighted, the proposed converter allows bidirectional power 
flow and thus the load and supply can be interchanged to construct a boost converter 
with a step up ratio of 5× (50V to 250V nominally). Figure ‎3-13, shows the steady state 
behavior when operating in a step up (boost) mode. 
 
 
Figure ‎3-13. Boost mode (50V to 250V) steady state (180W) 
Channel 1: Supply Voltage (low side),  Channel 2: Load Voltage (high side), 
Channel 3: Supply Current,  Channel 4:  Load Current. 
 
 
Despite the fast dynamic behavior of the proposed converter demonstrated in the 
transient response of the step down case (200μsec settling time) Figure ‎3-12, the step up 
case shows an increased settling time of (10msec) Figure ‎3-14, due to the limited 
bandwidth of the DC supply on the low voltage side (50V), that is taking around 10msec 
to regulate to its nominal value. 
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(a) Load step change (0A  0.85A) 
 
 
(b) Load step change (0A  0.85A) 
 
Figure ‎3-14. Boost mode (50V to 250V) with step change in load (0 180W) 
Channel 1: Supply Voltage (low side),  Channel 2: Load Voltage (high side), 
Channel 3: Supply Current,  Channel 4:  Load Current. 
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(c) Load step change (0.85A  0 A) 
 
Figure ‎3-14. Continued 
Channel 1: Supply Voltage (low side),  Channel 2: Load Voltage (high side), 
Channel 3: Supply Current,  Channel 4:  Load Current. 
 
 
 
3.7 Summary  
In this section, a New High Power Density Interconnected Modular Multilevel 
DC-DC Converter suitable for high voltage high power applications is proposed. Due to 
the fully modular design, this topology can be applied with arbitrary number of levels. 
Modeling of the presented topology is explained showing its advantages in terms of 
converter dynamics and size of the passive components. Additionally this work proposed 
a ZVS scheme for the introduced converter. Its advantages include high power density, 
high utilization of the semiconductor switches due to low rms current and low core loss 
due to low magnetic stresses on the coupled inductor. The proposed IMMC topology is 
experimentally validated showing superior power density and dynamic response. 
Additionally, the proposed ZVS scheme shows outstanding efficiency of 98.35%.   
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 DC-AC INTERCONNECTED MODULAR MULTILEVEL CONVERTER 4
(IMMC) TOPOLGY 
This Section presents DC-AC mode of operation of the proposed IMMC as an 
extension to Section 3 where DC-DC conversion is discussed. 
The proposed DC-AC IMMC is introduced in this section as a substitute to 
conventional topologies reviewed in Section 1, like DCMC and CCMC in high voltage 
applications when higher number of levels is desirable, but without sacrificing power 
density as in conventional MMC case [21, 25]. Afterwards, the IMMC is analyzed in 
terms of topology, modulation and modeling. Finally, the IMMC performance is 
experimentally verified through comprehensive testing scenarios. 
4.1 Proposed Interconnected Modular Multilevel Converter IMMC 
4.1.1 Topology 
The topology of the proposed DC-AC Interconnected Modular Multilevel 
Converter (IMMC) is shown in Figure ‎4-1. Its basic concept of operation is to change 
the voltage distribution across the capacitors constituting the high voltage DC-link using 
the interleaved sub-modules. This change in capacitor voltages allows generating any 
arbitrary output voltage. The required capacitors are small since they are only needed for 
filtering high switching frequency. The configuration in Figure ‎4-1 can be generalized to 
any number of levels according to the DC link voltage.  
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a) Proposed DC-AC IMMC (3 Phase 5 level) 
 
  
b) Sub-module using Half-
bridge with single inductor 
 
c) Sub-module using H-bridge with 
mutually coupled inductors 
 
Figure ‎4-1. Proposed DC-AC IMMC 
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4.1.2 Modulation Method  
The modulation of the proposed IMMC must satisfy the following conditions: 
1)  The DC link capacitors should share the total bus voltage without exceeding the 
voltage rating for any of them. 
2) To assure deterministic voltages for all capacitors, only one given group of 
neighboring capacitors should share the total bus voltage, i.e. the bypassed capacitors 
can be either above or below this group. The selection of this given group of 
neighboring capacitors (towards the +ve DC rail or the –ve DC rail) defines the 
output voltage. 
The following two subsections cover staircase modulation based on the 
realization of the main voltage levels. 
4.1.2.1 Staircase modulation of IMMC 
This subsection demonstrates an introductory concept of modulation for the 
proposed IMMC, based on the number of main voltage levels. The concept discussed 
here is applied on one phase leg of 5-level IMMC, however it is scalable to an arbitrary 
number of phases and levels. As shown in Figure ‎4-1, a 5-level IMMC comprises of 4 
upper capacitors and 4 lower capacitors. At any of the 5 voltage levels required, only 
four out of the eight DC link capacitors of a given leg, are equally balanced to share the 
bus voltage, while all other capacitors are bypassed. According to the required output 
voltage level, i.e. the modulating signal in Figure ‎4-2(a), the normalized reference 
voltages of the DC link capacitors are calculated Figure ‎4-2(b) while maintaining the 
aforementioned modulation conditions.  
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In the staircase modulation case, the duty ratio is either 0 (to bypass the lower 
capacitor of a given submodule), 1 (to bypass the upper capacitor of a given submodule), 
or 0.5 to equally balance the upper and lower capacitors of a given module, 
Figure ‎4-2(c). This 0.5 duty ratio enables the exploitation of the submodule based on H-
bridge with coupled inductors, hence, minimizing the size of the passive components as 
detailed in Section 3. 
Lastly, the voltages across the seven submodules, constituting the 5-level IMMC 
phase leg, are depicted in Figure ‎4-2(d) by adding the reference voltages of each pair of 
neighboring capacitors. 
Figure ‎4-3 demonstrates how the 5 main voltage levels (
   
 
 
   
 
   
    
 
 
    
 
) 
are realized by balancing a group of neighboring capacitors while bypassing the others. 
For instance, in Figure ‎4-3(b) the three upper most capacitors (           ) are 
bypassed by the top switches of submodules (1, 2 and 3), whereas the lowermost 
capacitor     is bypassed by the bottom switch of submodule 7. The remaining four 
capacitors (               ) are balanced at (
   
 
) by operating submodules (4, 5 
and 6) at a duty ratio of 0.5. Therefore the output voltage is set to 
   
 
. Similarly, the 
remaining four voltage levels (
   
 
   
    
 
 
    
 
) are achieved following the same logic 
as in Figure ‎4-3(a, c, d, e) respectively. However, smooth transitioning between these 
levels to attain low distortion on the output voltage is presented in the following 
subsection. 
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a)  b)  
 
 
 
 
c)  
 
d)  
 
Figure ‎4-2. Staircase modulation of  5 level IMMC (for one Phase leg) 
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a)  b)  
 
 
 
 
c)  
 
d)  
 
Figure ‎4-3. Realization of main voltage levels of IMMC (ex. 5-level) 
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e)  
 
Figure ‎4-3. Continued 
 
4.1.2.2 Sinusoidal modulation for the proposed IMMC 
The staircase modulation in the previous subsection described only how to 
realize the main voltage levels, however, this subsection shows how to realize a 
continuous i.e. sinusoidal output voltage with very low distortion.  
By slicing the sinusoidal modulating signal in Figure ‎4-4(a) according to the 
number of upper (or lower) capacitors, the normalized reference voltages of the DC link 
capacitors are calculated as in Figure ‎4-4(b) while maintaining the aforementioned 
modulation conditions. Afterwards, the duty ratio of each Sub-module is calculated 
based on the ratio of the reference voltages of the two capacitors attached to the sub-
module. To avoid division by zero and singularity, an infinitesimally small value   is 
added to the denominator.  
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For the top sub-modules, 
     
        
                   
 , where      
 
 
 (‎4-1) 
For the bottom sub-modules 
   
      
                 
 , where  
 
 
       (‎4-2) 
Consequently, in the sinusoidal modulation case, the duty ratio varies smoothly 
between 0 (bypassing mode) to 0.5 (balancing mode) for the upper submodules, and 
between 1 (bypassing mode) to 0.5 (balancing mode) for the lower submodules, 
Figure ‎4-4(c). The voltages across the seven submodules constituting the 5-level IMMC 
phase leg, are depicted in Figure ‎4-4(d) showing the smooth variation in voltage. 
 
  
a) Adjusted modulating signal 
=(   )
 
 
, where m is from (‎4-21) 
b)  
 
Figure ‎4-4. Sinusoidal modulation of  5 level IMMC (for one Phase leg) 
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c)  d)  
Figure ‎4-4. Continued 
 
Figure ‎4-5 demonstrates realization of transitioning between the 5 main voltage 
levels (
   
 
 
   
 
   
    
 
 
    
 
) by allowing continuous variation of duty ratios of the 
submodules. For instance, in Figure ‎4-5(a) shows transitioning between (
   
 
      
   
 
), where the three upper most capacitors (           ) are bypassed by the top 
switches of submodules (1, 2 and 3), whereas the remaining five capacitors (        
           ) share the bus voltage according to the duty ratios of submodules (4, 5, 6 
and 7). As highlighted in Figure ‎4-4(a),     and     complement each other such that 
they add up to 
   
 
. Therefore, when (       ) approach (  
   
 
) respectively, the 
output voltage approaches 
   
 
, Figure ‎4-3. Continued(a), and when (       ) approach 
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remaining three voltage transitioning ranges (       
   
 
), (
    
 
       ) and 
(
    
 
      
    
 
) are achieved following the same logic as in Figure ‎4-5(b, c, d) 
respectively. 
 
  
a)  b)  
 
 
 
 
c)  
 
d)  
 
Figure ‎4-5. Realization of sinusoidal voltage levels of IMMC (ex. 5-level) 
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4.1.3 Modeling 
The detailed configuration of five level step down (5:1) MMC DC-DC converter 
by using building block of half-bridge with single inductor is shown in Figure 2-3. For  
4.1.3.1 Capacitor voltages equations 
 
 
Figure ‎4-6. Current nodes used for capacitors differential equations 
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By following the super-nodes (red dashed lines), the current equations for the capacitors can be written as in the 
following matrix form. 
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For an arbitrary number of sub-modules, the differential equations for the capacitors voltages can be expressed as: 
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At steady state        
    , From which the current equations can be written as  
    
   
  
 (‎4-5) 
If     
 
 
 
        
    (      )          
  
 (‎4-6) 
For    
 
 
 ,    reaches zero 
         
   
      
 (‎4-7) 
For  
 
 
       
        
                  
    
 (‎4-8) 
 
4.1.3.2 Inductor current equations 
The differential equations for the inductor current of the IMMC shown in Figure 
(), can be found by considering the two loops adjacent to the given inductor within each 
sub-module. 
When     , from Loop 1  
     
      (‎4-9) 
Similarly, when     , from Loop 1* 
     
       (‎4-10) 
Taking the state average over a switching period with a duty ratio of    is  
     
        (    )    (‎4-11) 
 
 82 
 
 
Figure ‎4-7. Voltage loops used for inductor differential equations  
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Similarly the differential equation of the inductor current of the rest sub-modules can be derived in the same way. 
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For an arbitrary number of sub-modules, the differential equations of the inductor current can be expressed as 
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Using the capacitor voltage state space equation for an arbitrary number of 
capacitors, by adding the rows: 
  ∑       
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4.1.3.3 Deriving the relation between     ,     and      
 
 
Figure ‎4-8. Simplified average model for single leg converter 
 
Assuming lossless power conversion and neglecting the power cycling (charging 
and discharging) through capacitive and inductive components, the instantaneous load 
power is assumed equal to the supplied power i.e. 
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Substituting in (‎4-18), using the node equation in (‎4-19) 
        
        
   
 
     
(‎4-20) 
The reference modulating signal is defined as  
  
        
   
 
 
(‎4-21) 
Hence, 
              (‎4-22) 
Solving (‎4-19) and (‎4-22) 
        (
   
 
) 
(‎4-23) 
        (
   
 
) 
(‎4-24) 
Figure ‎4-9 shows     and     for different load power factor angles of     .  
 
  
a)  
 
b)  
 
Figure ‎4-9. DC bus currents Is+ and Is− for different load power factor angles 
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c)  d)  
Figure ‎4-9. Continued 
 
 
 
Figure ‎4-10. DC-AC IMMC submodule currents w.r.t. output current 
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4.1.4 Comparison between Various Multilevel Converter Topologies  
Table ‎4-1 lists the number of semiconductor switching devices, and passive 
components required for the four topologies under study: Diode Clamped Multilevel 
Converter, Capacitor Clamped Multilevel Converter,  Modular Multilevel 
Converter MMC and the Proposed DC-AC IMMC. Table ‎4-1 also estimates the total 
capacitive size requirement ratio between the four solutions based on [21-23, 25]. This 
data is then plotted in Figure ‎4-11 and Figure ‎4-12 
From the comparison chart of Multilevel converters in Table ‎4-1 and 
Figure ‎4-11, it is noticed that Diode Clamped Multilevel Converter with 7 levels or more 
requires the highest number of components which makes it an unviable solution 
especially with its non-modular complex structure. On the other hand, Diode Clamped 
Multilevel Converter is the most favorable solution for low number of levels (3 or 4) 
because of low compotes count and simple control as compared to Capacitor Clamped 
Multilevel Converter as outlined in subsections ‎1.2 and ‎1.2.1.2. 
MMC requires the least number of components for 7 levels or more which 
facilitates its employment in high voltage applications, however, at the expense of the 
complexity of capacitor voltage balancing control and extensive capacitor size 
requirement. 
The proposed IMMC falls between MMC and conventional diode clamped and 
capacitor clamped converters in terms of component count, along with simple open loop 
control of capacitor voltages, and reduced size of passive components maintaining 
higher density as opposed to MMC.  
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Table ‎4-1. Comparison between Multilevel Converter Topologies (3 Phase) for 
“n” Level 
Number of 
levels = n 
Diode Clamped 
Multilevel 
Converter 
[22] 
Flying Capacitor 
Multilevel 
Converter 
[23] 
Modular 
Multilevel 
Converter 
MMC 
[21, 25] 
Proposed 
IMMC 
Number  of 
modules 
- -  (   )  (     ) 
Number  of 
switches 
 (   )  (   )   (   ) 
 
  (     ) 
Number  of 
Clamping 
Diodes 
 (   )(   )    
Number  of 
capacitors 
    
 
 
 (   )  (   )  (     ) 
Number  of 
inductors 
- - 6  (     ) 
Total 
Components 
count 
(   )(    )     (   ) (
 
 
  )+3   (   )      (     ) 
Capacitance 
ratio index 
10 1 100 1 
Capacitor 
Overall size 
index 
  (   ) 
 
 
 (   )    (   )  (     ) 
Inductance 
ratio index 
  100 1 
Inductance 
Overall size 
index 
  
600  (     ) 
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Figure ‎4-11. Total number of components for various multilevel converter 
topologies vs. number of levels (3 phase) based on Table ‎4-1 
 
 
Figure ‎4-12. Overall capacitor size index 
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4.2 Experimental Results 
4.2.1  Staircase Sinusoidal Reference (Submodule Duty = 0% , 50% or 100%) 
 
 
a) Upper capacitor voltages  
Channel 1: VC1,   Channel 2: VC2, 
Channel 3: VC3,  Channel 4:  Load Voltage Vout. 
 
 
b) Lower capacitor voltages  
Channel 1: VC4,   Channel 2: VC5, 
Channel 3: VC6,  Channel 4: Load Voltage Vout. 
 
Figure ‎4-13. Submodules voltages and currents using staircase modulating 
reference 
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c) Lower submodule inductor currents  
Channel 1: iSM1,   Channel 2: iSM2, 
Channel 3: iSM3,  Channel 4:  Load Current iout. 
 
 
 
d) Lower submodule inductor currents  
Channel 1: iSM5,   Channel 2: iSM4, 
Channel 3: iSM3,  Channel 4:  Load Current iout. 
 
Figure ‎4-13. Continued 
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4.2.2 Sinusoidal Modulation Scheme (Duty Ratios are Calculated Based on Reference 
Voltages) 
 
 
a) Upper capacitor voltages  
Channel 1: VC1,   Channel 2: VC2, 
Channel 3: VC3,  Channel 4:  Load Voltage Vout. 
 
 
b) Lower capacitor voltages  
Channel 1: VC4,   Channel 2: VC5, 
Channel 3: VC6,  Channel 4: Load Voltage Vout. 
 
Figure ‎4-14. Submodules voltages and currents using sinusoidal modulating 
reference 
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c) Lower submodule inductor currents  
Channel 1: iSM1,   Channel 2: iSM2, 
Channel 3: iSM3,  Channel 4:  Load Current iout. 
 
 
 
d) Lower submodule inductor currents  
Channel 1: iSM5,   Channel 2: iSM4, 
Channel 3: iSM3,  Channel 4:  Load Current iout. 
 
Figure ‎4-14. Continued 
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4.2.3 V/F Operation (Ramp Up/Down) with Constant Resistive Load 
 
 
Figure ‎4-15. Ramp up down V/F 
Channel 1: --,   Channel 2: Supply Current is+, 
Channel 3: Vout,  Channel 4:  Load Current iout. 
 
 
 
Figure ‎4-16. Ramp up down frequency, at constant reference Voltage 
Channel 1: --,   Channel 2: --, 
Channel 3: Vout,  Channel 4:  Load Current iout. 
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4.2.4 Third Harmonic Injection 
 
 
Figure ‎4-17. Third Harmonic Injection 
Channel 3: Vout,  Channel 4:  Load Current iout. 
 
4.2.5 Step in Reference Voltage and Frequency 
 
 
Figure ‎4-18. Step changes in reference voltage and frequency 
Channel 3: Vout,  Channel 4:  Load Current iout. 
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4.2.6 Step Change in Active Load 
 
 
a)  
 
 
 
b)  
Figure ‎4-19. Step change in active load 
Channel 3: Vout,  Channel 4:  Load Current iout. 
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4.2.7 Step Change in Reactive Load 
 
 
a)  
 
 
 
b)  
Figure ‎4-20. Step change in reactive load 
Channel 3: Vout,  Channel 4:  Load Current iout. 
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4.3 Summary  
In this section, the DC-AC IMMC concept was introduced as an extension for the 
DC-DC IMMC discussed in Section 3. The proposed DC-AC IMMC lends itself as a 
high density multilevel converter nullifying the need for the bulky capacitors associated 
with conventional MMC. The principles of the operation and the modulation technique 
were detailed achieving a smooth sinusoidal output voltage without any output filters. 
Finally, the converter was evaluated through several experiments of sudden 
changes in voltage, frequency and loading conditions, which verified its performance. 
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 SUMMARY AND FUTURE WORK 5
This dissertation is primarily concerned with improving power density aspects of 
power converters for low voltage single phase applications as well as high voltage 
multilevel converters. Three different converter schemes have been introduced, and 
experimental prototypes have been built to demonstrate the feasibility of the proposed 
topologies and control strategies. 
In Section 1, a brief overview of Wide Band Gap semiconductor devices and 
their role in opening new venues for high efficiency and high power density in power 
conversion has been presented. Next, several multilevel converters topologies as the key 
enabling technology for high voltage and high power applications have been reviewed. 
Finally research objectives and dissertation outlines are clearly delineated. 
In Section 2, a DC-AC single phase inverter with active power decoupling 
topology and control technique has been proposed. Furthermore, it was comprehensively 
compared to other active power decoupling methods in view of power density, efficiency 
and wide band gap SiC and GaN FETS available in market. The proposed method has 
been shown to be capable of cancelling the double line frequency ripples with minimal 
size passive and active components. The proposed topology better aligned with power 
density and efficiency constraints. The proposed active decoupling method has been 
prototyped for 2kW single phase inverter achieving a power density of 58W/inch
3
 and 
experimentally tested under various loading conditions demonstrating its capability of 
accurate and fast cancellation of DC current ripples with active and reactive load 
transients. 
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In Section 3, a New High Power Density Interconnected Modular Multilevel DC-
DC Converter suitable for high voltage high power applications has been proposed. The 
proposed topology has been shown to be fully modular, scalable and advantageous in 
terms of converter dynamics and size of the passive components. Full state space 
dynamic model of the presented topology has been derived. Moreover, this section 
proposed a ZVS scheme well suited for the introduced converter. This ZVS scheme 
enabled high efficiency of 98.35%, high power density and high utilization of the 
semiconductor switches. Experimental validation of the proposed IMMC topology, has 
demonstrated superior power density and dynamic response.  
In Section 4, DC-AC IMMC has been proposed and its principle of operation has 
been discussed. Unlike the conventional MMC where bulky capacitors are indispensible, 
the proposed DC-AC IMMC has been shown to rely on very small filter capacitors, 
hence, allowing unprecedented levels of power density in high voltage power converters. 
Modulation methods have been presented and then experimentally validated 
demonstrating smooth output voltages and currents without installing additional output 
filters.  Additionally the DC-AC IMMC prototype exhibited high performance under 
various testing scenarios of sudden changes in voltage, frequency and loading 
conditions. 
5.1 Suggestions for future work 
Continuation of the work in this dissertation would be to employ Wide Band Gap 
devices in the proposed IMMC. Then, create a detailed loss breakdown model for the 
proposed submodule using H-bridge with mutually coupled coils that includes 
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conduction, switching and gate drive losses in semiconductor devices, and copper and 
magnetic core losses in used inductors. This loss breakdown model will help to better 
optimize the submodule efficiency and power density.  
The second suggestion is to perform a case study for implementation of DC-AC 
IMMC for medium voltage adjustable speed drives as a substitute for conventional 
industrial technologies, to confirm its feasibility in terms of reliability and fault 
tolerance. 
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